Abstract-Fine-grain Dynamic Voltage and Frequency Scaling (DVFS) is becoming a requirement for Globally-Asynchronous Locally-Synchronous (GALS) architectures. However, the area overhead of adding voltage and frequency control engines in each voltage/frequency island must be taken into account to optimize the circuit. This paper focuses on the control for the frequency actuator. An optimal and robust saturated control law, with a minimum hardware implementation area is proposed for a Clock Generator, taking into account the delay introduced by the sensor. This controller is designed with LyapunovKrasovskii theory that ensures asymptotic stability, disturbance rejection as well as system robustness with respect to delay presence and parameter uncertainties. The closed-loop system presents a regional stabilization due to the actuator saturation. An estimation of a maximum attraction domain is provided. The performance achieved with this controller are shown in simulation.
I. Introduction
The continuous increase in clock frequency together with technology scaling has made the distribution of a single global clock over a digital chip tremendously difficult. Globally Asynchronous Locally Synchronous (GALS) design alleviates the problem of clock distribution by having multiple clocks, each one being distributed on a small area of the chip. An architecture with different clock frequency domains appears as a natural enabler for fine-grain power-aware architectures. Actually, power consumption is a limiting factor in Very Large Scale Integration (VLSI), especially for mobile applications. Voltage-Frequency Islands (VFI) [1] have proven to be highly effective to reduce the power consumption of the chip while meeting the performance requirements [2] . The key idea behind local DVFS is to control at fine grain the supply voltage and the frequency of an island at runtime to minimize its power consumption of the island considered while satisfying the computation/throughput constraints [3] .
DVFS techniques mainly rely on two 'actuators'. These actuators need to be dynamically controlled in order to reduce the power consumption while maintaining the required performance. More precisely, the control policy This work has been conducted while C. Albea was with CEA LETI-MINATEC Campus, Grenoble, France. Now, C.Albea is with both CNRS; LAAS; 7 avenue du colonel Roche, F-31077 Toulouse, France and University of Toulouse; UPS, INSA, INP, ISAE; LAAS; F-31077 Toulouse, France. carolina.albea@gmail.com S. Lesecq and D. Puschini are with CEA LETI-MINATEC Campus, 17 rue des Martyrs, 38000, Grenoble, France {suzanne.lesecq, diego.puschini}@cea.fr must be carefully designed in order to achieve high power efficiency at low area cost. The voltage actuator fixes the supply voltage of the VFI. It can be a classical buck converter [4] or a discrete Vdd-hopping converter [5] , [6] . The frequency actuator is supposed to be a Clock Generator.
An important issue of technology scaling is the in-die and die-to-die process variability (P-variability). As a consequence, each VFI performance and optimal functional frequency will strongly differ from place to place within the chip. These changes are also induced by Voltage and Temperature variations (VT-variability) over time. Therefore, the optimum functional and energetic point of the whole circuit can be found if VFI number i has its functioning frequency in the range [F min,i , F max,i ] [7] . If the clock is generated for the whole circuit, and distributed in each VFI, the maximum acceptable frequency (i.e. that will ensure no timing fault for any VFI) will be F max,i = min{F max,i , ∀i}, leading to a suboptimal circuit functioning. Therefore, the clock is locally generated and controlled by a Clock Generator according to Process, Voltage and Temperature (PVT) variations.
The main objective of this paper is to design a control law for the Clock Generator (see Fig.1 ) taking into account the next objectives:
• robustness with respect to PVT variations; • low cost implementation; • saturation; • delay consideration and • exogenous disturbance rejection. Therefore, the designed controller must not only guarantee the set-point stabilization, but also other criterions.
An optimal and robust saturated control law for the Clock Generator is proposed in discrete time. The system is rewritten into a suitable state-space representation to formulate a robust H ∞ control problem that can be solved using Lyapunov-Krasovskii theory [8] . In this process, the saturation in the actuator input is considered [9] . The designed controller guarantees asymptotic stability, disturbance rejection as well as robustness of the system with respect to delays and uncertain parameters. The problem is expressed in terms of Linear Matrix Inequalities (LMIs). Likewise, an attraction domain is estimated in such a way that a regional stabilization for the saturated control is guaranteed. The robustness properties of the closed-loop system are confirmed by simulations.
The rest of this paper is organized as follows: in Section II, the error equation of the circuit model is derived as well as its properties. The robustness problem statements are presented in Section III. Likewise, in Section IV, the stabilization of the time-delay system is performed. This result is extended for a robust control design in Section V. An optimization procedure is proposed in Section VI. The control gains are computed in Section VII, being confirmed by simulations in Section VIII. The paper closes with a section of conclusion.
Notation. For a given x ∈ R,
and round(x) is the nearest integer to x. For a given set S, Co(S) denotes the convex hull of set S. ∆ζ ζ + − ζ − , where ζ + and ζ − are respectively ζ(k + 1) and ζ(k), i.e., the value of ζ in two consecutive sampling times. Finally, L 2 is the space of {x k } with x k
II. Error equation of the Clock Generator
The main blocks of the Clock Generator considered in this paper are a digital to analog converter (DAC), a Voltage Controlled Oscillator (VCO) that provides at its output a frequency f (t), a sensor to measure this frequency and a controller that contains a frequency comparator between the targeted frequency, f r , and the output frequency and some 'intelligent controller'. Note that this structure is similar to the one of a Digital Frequency-Locked Loop. Figure 1 shows a sketch of the Clock Generator.
The main blocks of this Clock Generator are modeled through design considerations and accurate simulations. The VCO can be modeled as a RC circuit [10] . Indeed, it can be approximately modeled aṡ
where f ∈ R 1 is the analog frequency output, u is a control signal, d is a L 2 disturbance and K V CO and B w are constant. R and C represent the resistive and capacitive components, respectively, of the circuit, and b is an offset.
This model is approximately discretized, in such a way that the whole Digitally-Controlled Oscillator (DCO) is modeled by :
where T s is the sampling period, K DCO is the gain of the whole DCO and ρ 1 RC . Defining e k f r − f k , where f r is the reference signal, the error equation is
(1) A controller proposed for this system is given by
where h is the size of the constant delay introduced by the sensor,
. Note that the controller proposed presents a simple enough structure to be implemented in hardware. This property is very important in SoCs [11] .
III. Problem statement
The problem statement is formulated. The closed-loop system (1) is rewritten in a state-space form taking into account the delay, saturation, uncertain parameters and any exogenous disturbance.
Parameters R, C, T s and K DCO can be considered uncertain. Their corresponding uncertainty intervals are
Consequently, the main objective is to find the optimal gain K, in such a way that, Control (2) is robust with respect to delays as well as parameter uncertainties. Likewise, this optimal K must guarantee asymptotic stability and disturbance rejection for the known constant delay h. (2) and the error equation (1) Firstly, some lemmas are given to rewrite the saturated control (2) in an alternative form.
A. Alternative representation for the saturated control
Lemma 2: Assume that there exists G ∈ R 1×2 , c > 0 and Ψ diag{ρ, P 1 }, where
such that for any χ k−h ∈ X, where
† P 1 is a positive matrix defined to guarantee system stability. then, 1 < u k−1−h1 +Gx k−h < N , and Control (2) admits the following representation
Then, Eq. (1) can be rewritten as
B. State-space representation
The saturated control law and error equation, as redefined above, allow system (1) rewrite it in a state-space form. From Eq. (1),
and, therefore
which substituted in (4) gives
From Lemma 1 and 2, Eq. (5) can be rewritten in the following matrix form:
where
C. Stability and disturbance rejection problem
Equation (6) can be rewritten in the following explicit closed-loop form, in such a way that a H ∞ problem can be formulated.
where x k , z k , w k ∈ R 2 are the state vector, controlled output and exogenous disturbance input, respectively. φ l is the initial condition and h ≥ 0 ∈ R is a fixed and known delay.
Problem 1:
The problem is to find X (P 1 , c) , vector G and K, such that a) Lemma 2 holds and, hence, the closed-loop system (7), and b) there exists a Lyapunov-Krasovskii functional V k > 0 such that V k+1 − V k along the solution of (7) fulfills
when the system is not perturbed, and for any disturbance input, there exists a minimum disturbance attenuation, γ * ≥ 0, such that, for all γ ≥ γ * the L 2 gain between the disturbance vector w k and the output vector z k is less or equal to γ. i.e.
(11) The solution to this problem guarantees the asymptotic convergence, system stability as well as the disturbance rejection for the time-delay system (7)-(9).
IV. H ∞ control design
In order to cope with Problem 1 a mathematical manipulation of Eq. (7) is performed via a descriptor model transformation [13] . The descriptor approach is a variable change, which makes easier to work with Lyapunov-Krasovskii functional [8] .
A. Descriptor model transformation
Equation (7) is manipulated in order to achieve the previous objectives. A descriptor model transformation is applied.
Considering
is rewritten in the descriptor form [13] :
From x k−h = x k − ψ k , this system can be compactly written as:
whereĀ
B. Condition for state-space representation
Condition a) of Problem 1 is satisfied, if
given in (3) is guaranteed. Subtracting
in inequality (13) and from [14] , it is seen that, it is necessary satisfy
From Lemma 2, relationships (14) correspond to
This inequality is satisfied if
Note that this LMI is equivalent to (15) by means of employing the Schur's complement, defining Y GQ 1 with Q 1 ∈ R 2 which is Hermitian, applyingP 1 = Q 1 P 1 Q 1 and pre-and post-multiplying by diag{1, 1, Q 1 }.
C. Control design
Now, condition b) of Problem 1 can be formulated in terms of Linear Matrix Inequalities (LMIs) [8] . Fulfillment of conditions (10) and (11) is looked for.
Assumption 1: There exists a Lyapunov function V k , with condition (10) and a γ, such that, (17) where
T is an augmented state vector and Γ ∈ R 4×4 is a symmetric matrix.
The function Γ is obtained defining the next Lyapunov-Krasovskii candidate
being
where V 1,k guarantees asymptotic stability of system (12) without delays. Delay-dependent as well as delayindependent criteria are considered in V 2,k and V 3,k , respectively [8] , [15] . Next, a sufficient condition for asymptotic stability and disturbance rejection is derived.
Theorem 1: Consider system (7)- (9) with energybounded w k and control lawū k−h = α k Kx k−h + (1 − α k )Gx k−h where h > 0 ∈ R is a known constant delay and K, G ∈ R 1×2 . If there exist S, R ∈ R 2×2 such that
LMIs (16) where Γ k is defined in (24) found at the top of next page, then the equilibrium of the closed-loop system (7)- (9) is asymptotically stable and there is a value γ * such that for γ < γ * condition (11) is fulfilled. Proof: The goal is to satisfy
2 w k T w k < 0 for both disturbance rejection and asymptotic stability of the equilibrium for system (12) .
Lyapunov-Krasovskii method yields:
From (20) and Jensen Inequality [16] :
These developed expressions are applied to inequality (17) , in such a way that the LMIs (23) are obtained.
V. Robust control
The uncertain parameters given in Section III are now taken into account, at the same time that stability as well as disturbance rejection for the time-delay Vddhopping system are ensured. For this reason, Theorem 1 is extended in the case of polytopic uncertainties.
Denote Ω [A B α k ] and assume that Ω ∈ Co{Ω j , j = 1, ..., 16}, namely
and being the vertices of the polytope described by
k ] for j = 1, ..., 16. Pre-and post-multiplying LMI (23) by Q = diag{Q 1 , Q 1 , Q 1 , I 2 } and taking Q 1 = P −1 2 > 0 and
Theorem 2: Consider system (7)- (9) with energybounded w k and control
1 and R,S > 0 ∈ R n×n for j = 1, ..., 16 such that
LMIs (16) beingΓ (j) defined in (27) found at the top of next page, are satisfied. Then, in the vertices i and j, the equilibrium is asymptotically stable as well as the disturbances are rejected in the entire polytope.
Proof: This is an extension of Theorem 1 for polytopic uncertainties with some mathematical manipulations. Therefore, this theorem proof follows Theorem 1 proof.
Remark 1: This robust control tuning method is conservative due to the definition of matrix P , as well as, the attraction domain, X.
Corollary 1: Gain K, obtained from T and Q 1 in Theorem 2, fulfills Theorem 1 and consequently guarantees both robust stability and robust disturbance rejection for a fixed delay.
VI. Optimal and Robust control
In order to obtain a maximum attraction domain, i.e. minimum c, and for the disturbances to be effectively rejected (i.e. minimum γ), an optimal control problem is formulated.
Assumption 2: There exists a functional cost
The first term on the right side quantifies the size of the attraction domain and the other terms the disturbance attenuation. Lemma 3: Suppose that Assumptions 1 and 2 are fulfilled, Then the optimal controller gain K for Problem 1 can be found by:
Proof: The optimal Problem 1 is solved by Lemma 1 if condition (11) is fulfilled [17] .
For w k = 0 and under zero initial conditions
The summation of both side is
For k → ∞, under the zero initial condition V 0 = 0 and the positive definitiveness of the Lyapunov function, it is proved that
Corollary 2: The optimal gain K, obtained applying Lemma 3 guarantees both robust stability and robust disturbance rejection and provides a maximum attraction domain.
VII. Optimal and robust control result
In this section, the robust control gains for Control (2) Note that even if the control constant tuning is conservative, there is a feasible solution.
VIII. Simulation Results.
In this section, some simulations show the robustness of the optimal and robust saturated control law proposed for the Clock Generator. For these simulations, the data given above are taken. Figure 2 shows some simulation results when the system parameters are changed: 'syst 1', 'syst 3' and 'syst 4' are superposed. Note that the four systems converge to the set-point, showing the system robustness.
Finally, note in Fig. 3 that the control law rejects an added exogenous disturbance, as expected.
whereΓ (j) 1 
IX. Conclusions
In this paper an optimal and robust saturated controller was designed for a time-delay Clock Generator. The system is rewritten in a suited state-space representation, such that an optimal and robust H ∞ problem can be formulated to tune the control gains. This problem is dealt with Lyapunov-Krasovskii theory, which provides some stability conditions through Linear Matrix Inequalities (LMIs). Consequently, robust equilibrium stability as well as robust disturbance rejection under parameter uncertainties are ensured for the time-delay system. The method also takes into account the control saturation estimating a maximum attraction domain. The closed-loop system robustness is exemplified by means of simulations.
